The USB 3.0 functional layer
Technical Bulletin: USB 3.1 | DesignWare IP | Synopsys
Protocol in Depth - USB - Read more on SemiWiki
USB Protocol in Depth – Protocol Layer
Mixed-Signal Verification for USB 2.0 Physical Layer IP
Testing USB 3.0 on the Physical & Protocol Layers
Mixed-Signal Verification for USB 2.0 Physical Layer IP
Figure 7 from The USB 2.0 Physical Layer: Standard and Implementation | Semantic Scholar
USB Protocol Stack V2.0 | USB Protocol Stack V3.2
USB 3.0 with xHCI Verification IP Verification IP
Physical Layer Explained!!. The physical layer is aimed at… | by Rakesh Elamaran | Coinmonks | Medium
USB 2.0 Physical Layer Testing and Choosing an Oscilloscope | Keysight
USB Protocol Stack V2.0 | USB Protocol Stack V3.2
Figure 2 from Implementation of USB 3.0 SuperSpeed physical layer using Verilog HDL | Semantic Scholar
The USB 3.0 physical layer
DWTB: Getting to Market Early With SuperSpeed USB Virtual Platforms
USB 2.0 PHY IP core | Arasan Chip Systems
1/8 Port USB 3.0 Switch - Quarch Technology
Technical Bulletin: USB 3.1 | DesignWare IP | Synopsys
3-Port USB 3 FMC Module
Physical Layer (PHY) Specification - USB.org
Mixed-Signal Verification for USB 2.0 Physical Layer IP
EmbeddedGeeKs - USB Physical Interface
Protocol in depth - USB - Physical Layer
VLSI IMPLEMENTATION OF PHYSICAL LAYER CODING USED IN SUPER SPEED USB USING VERILOG | Semantic Scholar
USB Link Layer Protocol - ppt video online download
The new kid on the USBlock: introducing SuperSpeed 3.0 - Tech Design Forum Techniques
USB-3.0 - embeddedinn
Truechip
